## Registers

The MIPS processor has 32 general-purpose registers, plus one for the program counter (called PC) and two for the results of the multiplication division operations, called HI and LO, for the high 32 bits and the low 32 bits of the answer. The following chart summarizes the registers' usage.

Number	Name	Use
\$0		always holds the value 0
\$1	\$at	reserved by the assembler
\$2 \$3	\$v0 \$v1	expression evaluation and function results
\$4 \$7	\$a0 \$a3	*first 4 function parameters
\$8 \$15	\$t0 \$t7	*temporaries
\$16 \$23	\$s0 \$s7	saved values
\$24 \$25	\$t8 \$t9	*temporaries
\$26 \$27	\$k0 \$k1	reserved for use by operating system
\$28	\$gp	global pointer
\$29	\$sp	stack pointer
\$30	\$s8	saved value
\$31	\$ra	return address

A \* in the use column means the values in those registers are **not** preserved across procedure calls.

### **Opcode Formats**

The MIPS processor uses 3 different types of instructions.

I-Type (Immediate) Instructions

bits 31 26	opcode
bits 25 21	source register
bits 20 16	target (destination) register
bits 15 0	immediate operand

J-Type (Jump) Instructions

- bits 31 ... 26 opcode
- bits 25 ... 0 target (destination) offset

R-Type (Register) Instructions

- bits 31 ... 26 opcode
- bits 25 ... 21 source register
- bits 20 ... 16 target (source) register
- bits 15 ... 11 destination register
- bits 10 ... 6 shift amount
- bits 5... 0 function information

#### **Assembler Directives**

.data [addr] : Indicates beginning of data section. If addr is provided, then the location counter is set to addr.
.text [addr]: Indicates beginning of code section. If addr is provided, then the location counter is set to addr.
.asciiz <string> : Allocates memory for string of chars. Terminated with '\0', and padded with '\0' to word boundary.
.space <number> : Allocates <number> of bytes of memory. <number> is increased to word boundary
.word [value] : Allocates a word. If value is provided, then the word is set to that value.
.end : Indicates end of program. (This is ignored).

	Load/Store Instructions	Multiply/Divide Instructions			
LB	Load Byte	MULT	Multiply		
LBU	Load Byte Unsigned	MULTU	Multiply Unsigned		
LH	Load Halfword	DIV	Divide		
LHU	Load Halfword Unsigned	DIVU	Divide Unsigned		
LW	Load Word	MFHI	Move From HI		
LWL	Load Word Left	MTHI	Move To HI		
LWR	Load Word Right	MFLO	Move From LO		
SB	Store Byte	MTLO	Move to LO		
SH	Store Halfword				
SW	Store Word	Ju	mp & Branch Instructions		
SWL	Store Word Left	J	Jump		
SWR	Store Word Right	JAL	Jump and Link		
	Arithmetic Instructions	JR	Jump to Register		
	(ALU Immediate)	JALR	Jump and Link Register		
ADDI Add Immediate		BEQ	Branch on Equal		
ADDIU	Add Immediate Unsigned	BNE	Branch on Not Equal		
SLTI	Set on Less Than Immediate	BLEZ	Branch on Less than or Equal to Zero		
SLTIU	Set on Less than Immediate Unsigned	BGTZ	Branch on Greater than Zero		
ANDI	AND Immediate	BLTZ	Branch on Less than Zero		
ORI	OR Immediate	BGEZ	Branch on Zero		
XORI	Exclusive OR Immediate	BLTZAL	Branch on Less than Zero and Link		
	Arithmetic Instructions	BGEZAL	Branch on Zero and Link		
	(3-operand, Register Type)	5	Shift and Special Instructions		
ADD	Add	SLL	Shift Left Logical		
ADDU	Add Unsigned	SLLV	Shift Left Logical, Variable		
SUB	Subtract	SRA	Shift Right Arithmetic		
SUBU	Subtract Unsigned	SRAV	Shift Right Arithmetic, Variable		
SLT	Set on Less Than	SRL	Shift Right Logical		
SLTU	Set on Less Than Unsigned	SRLV	Shift Right Logical, Variable		
AND	Bitwise And	BREAK	Break		
OR	Bitwise OR	SYSCALL	System Call		
XOR	Bitwise exclusive OR				
NOR	NOR				
1		1			

## Selection from MIPS-32 Instruction Set

#### **Rules on Delays and Interlocks**

- There is one delay slot after any branch or jump instruction, i.e., the following instruction is executed even if the branch is taken. That following instruction must not be itself a jump or branch.
- There is one delay slot after a "load" no matter what size is being loaded. That is, the instruction after a "load" must *not* use the register being loaded.
- Multiplication will place its results in the LO and HI registers after an undefined number of following instructions have executed. There's a hardware interlock to stall further multiplications, divisions, or move from LO or HI to execute until the operation is finished.
- Division is like multiplication but most likely slower.

#### **MIPS Opcodes and Formats**

These are synopses of many of the core MIPS instructions. Not all instructions are listed; in particular, those involving traps, floats, or memory management are omitted.

ADD rd, rs, rtaddAdds rs and rt, puts result into rd.Exception on overflow.	Opcode: 000000	Func: 100000
ADDI rt, rs, immediateadd, immediateSign-extends the 16-bit immediateto 32 bits, adds it to rs, overflow.	Opcode: 001000 , puts resultinto rt. E	xception on
ADDIU rt, rs, immediate add, unsigned immediate Sign-extends the 16-bit immediateto 32 bits, adds it to rs, overflow.	Opcode: 001001 , puts resultinto rt. N	ever causes an
ADDU rd, rs, rtadd, unsignedAdds rs and rt, puts result into rd. Never causes an overflo	Opcode: 000000 w.	Func: 100001
AND rd, rs, rt and Bitwise and's rs and rt, puts result into rd.	Opcode: 000000	Func: 100100
ANDI rt, rs, immediate and, immediate Sign-extends the 16-bit immediateto 32 bits, bitwise and	Opcode: 001100 ls it with rs, puts resu	ılt into rt.
<b>BEQ rs, rt, offset</b> branch equal If rs == rt, branches to offset[after executing the following is a label.	Opcode: 000100 instruction]. For mos	t assemblers, offset
<b>BGEZ rs, offset</b> branch greater-equal-zeroIf $rs \ge 0$ , branches to offset [after executing the following is a label.	Opcode: 000001 instruction]. For mos	rt: 00001 at assemblers, offset
<b>BGEZAL rs, offset</b> branch greater-equal-zero, and link If $rs \ge 0$ , branches to offset [after executing the following offset is a label. Always places address of following ins itself be r31. (This is a subroutine call instruction)	instruction].For mos	
<b>BGTZ rs, offset</b> branch greater-than-zero If rs > 0, branches to offset [after executing the following is a label.	Opcode: 000111 instruction]. For mos	t assemblers, offset
<b>BLEZ rs, offset</b> branch less-equal-zeroIf $rs \le 0$ , branches to offset [after executing the following iis a label.	Opcode: 000110 nstruction]. For mos	t assemblers, offset

<b>BLTZ rs, offset</b> If rs < 0, branc is a label.	<i>branch less-than-zero</i> hes to offset [after executing the follo	Opcode: 000001 wing instruction]. For mo	rt: 00000 st assemblers, offset
If rs < 0, brand For most asser	<i>branch less-than-zero, and link</i> ches to offset [after executing the foll nblers, offsetis a label. Always places ay not itself be r31. (This is a subro	address of following inst	rt: 10000 ruction into r31.
	<i>branch not-equal</i> nches to offset [after executing the follo nblers, offset is a label.	Opcode: 000101 owing instruction].	
BREAK break Causes a Break	xpoint exception that transfers control	Opcode: 000000 to the exception handler.	func: 001101
register LO an No overflow e Note that divis	, treating both as (signed) 2's complem d remainder into special register HI. xception occurs, and the result is und des take an undefined amount of time LO will interlock until the division is	Get them via the MFHI and M lefined if rt contains 0. e; other instructions will es	IFLO instructions.
remainder into exception occu Note that divis	e, unsigned t, treating both as unsigned numbers. ( o special register HI. Get them via the urs, and the result is undefined if rt des take an undefined amount of time LO will interlock until the division i	MFHI and MFLO instructio contains 0. e; other instructions will ex	ns. No overflow xecute in parallel.
J label jump Jump to label [at	fter executing the following instruction].	Opcode: 000010	
Jump to label[a:	<i>and link</i> fter executing the following instructions a subroutine-call instruction.)	Opcode: 000011 on]. Places the address of th	e following instruction
following inst	and link, register as contained in rs [after executing the ruction into rd. Note that rs and rd may age, it is register 31. (This is a subrouti	y not be the same register. If	
<b>JR rs</b> <i>jump</i> , <i>register</i> Jump to addres	ss contained in rs [after executing the	Opcode: 000000 e following instruction].	func: 001000
	address into register pseudo instruction that is translated r(1631) followed by ori \$rt, \$rt, a		
	<i>load byte</i> he 16-bit offsetto 32 bits, and add it t ess into rt and sign-extend it to fill the		ress. Load the byte

LBU rt, offset(rs) load byte, unsigned Opcode: 100100 Sign-extend the 16-bit offset to 32 bits, and add it to rs to get an effective address. Load the byte from this address into rt and zero-extend it to fill the entire register. LH rt, offset(rs) load halfword Opcode: 100001 Sign-extend the 16-bit offsetto 32 bits, and add it to rs to get an effective address. Load the

halfword (16 bits) from this address into rt and sign-extend it to fill the entire register. Exception if odd address.

LHU rt, offset(rs) Opcode: 100101 load halfword, unsigned Sign-extend the 16-bit offsetto 32 bits, and add it to rs to get an effective address. Load the halfword (16 bits) from this address into rt and zero-extend it to fill the entire register. Exception if odd address.

LI rt, immediate load a 32-bit immediate into a register Pseudo instruction This is a a pseudo instruction that is translated into: lui \$rt, immediate(16..31) followed by ori \$rt, \$rt, immediate(0..15)

LUI rt, immediate Opcode: 001111 *load upper immediate* Put 16-bit immediate in the top half of rt and fill the bottom half withzeros.

- LW rt, offset(rs) load word Opcode: 100011 Sign-extend the 16-bit offsetto 32 bits, and add it to rs to get an effective address. Load the word (32 bits) from this address into rt. Exception if address is not word-aligned.
- move from HI MFHI rd Opcode: 000000 func: 010000 Move contents of special register HI into rd. Neither of the two instructions following this may modify the HI register! Note that multiplication and division put results into HI. MFHI stalls until that operation is complete.

move from LO Opcode: 000000 MFLO rd func: 010010 Move contents of special register LO into rd. Neither of the two instructions following this may modify the LO register! Note that multiplication and division put results into LO. MFLO stalls until that operation is complete.

- MTHI rs Opcode: 000000 move to HI func: 010001 Move contents of rsinto special register HI. May cause contents of LO to become undefined; no need to get specific here; just be sure to do MTLO too.
- MTLO rs Opcode: 000000 func: 010011 move to LO Move contents of rsinto special register LO. May cause contents of HI to become undefined; no need to get specific here; just be sure to do MTHI too.
- **MULT rs, rt** *multiply* Opcode: 000000 func: 011000 Multiplies rs by rt, treating both as (signed) 2's complement numbers. Low word of result goes into special register LO and high word into special register HI. Get them via the MFHI and MFLO instructions. No over-flow exception occurs.

Note that multiplies take an undefined amount of time; other instructions will execute in parallel. MFHI and MFLO will interlock until the multiplication is complete.

Opcode: 000000 func: 011001 MULTU rs, rt multiply, unsigned Multiplies rs by rt, treating both as unsigned numbers. Low word of result goes into special register LO and high word into special register HI. Get them via the MFHI and MFLO instructions. No overflow exception occurs. Note that multiplies take an undefined amount of time; other instructions will execute in parallel. MFHI and MFLO will interlock until the multiplication is complete. This instruction never causes an exception.

<b>NOP</b> <i>no-op</i> Do nothing for one cycle; good for filling a delay slot.	Pseudo instruction Assemblers often use	sll \$0, \$0, 0.
NOR rd, rs, rtnorPerforms bitwise logical nor of rs and rt, putting result	Opcode: 000000 into rd.	func: 100111
<b>OR rd, rs, rt</b> or Performs bitwise logical or of rs and rt, putting result i	Opcode: 000000 nto rd.	func: 100101
<b>ORI rt, rs, immediate</b> or, immediate Zero-extends 16-bit immediate to 32 bits, and bitwise o	Opcode: 001101 rs it with rt, putting r	esult into rd.
<b>SB rt, offset(rs)</b> store byte Sign-extend the 16-bit offset to 32 bits, and add it to rs significant byte from rt into this address.	Opcode: 101000 to get an effective ad	dress. Store least
SH rt, offset(rs)store halfwordSign-extend the 16-bit offsetto 32 bits, and add it to rssignificant byte from rt into this address. Exception if or	÷	dress. Store least
SLL rd, rt, sashift left logicalShift contents of rt left by the amount indicated in sa, insertion the result into rd.	Opcode: 000000 a zeroes into the emptied	func: 000000 low order bits. Put
SLLV rd, rs, rtshift left logical, variableShift contents of rt left by the amount indicated in the l zeros into the low order bits. Put result into rd.	Opcode: 000000 pottom five bitsof rs ((	
SLT rd, rs, rtset on less-thanIf rs < rt with a signed comparison, put 1 into rd. Otherwis	Opcode: 000000 e put 0 into rd.	func: 101010
SLTI rt, rs, immediateset on less-than, immediateSign-extend the 16-bit immediate to a 32-bit value. If rscomparison, put 1 into rt.Otherwise put 0 into rt.	Opcode: 001010 is less than this value w	with a signed
<b>SLTIU rt, rs immediate</b> set on less-than, immediate unsigned Sign-extend the 16-bit immediateto a 32-bit value. If rs i comparison, put 1 into rt. Otherwise put 0 into rt.		th an unsigned
SLTU rd, rs, rtset on less-than, unsignedIf rt < rs with an unsigned comparison, put 1 into rd.	Opcode: 000000 herwise put 0 into rd.	func: 101011
<b>SRA rd, rt, sa</b> shift right arithmetic Shift contents of rt right by the amount indicated by sa Put result into rd.	Opcode: 000000 , sign-extending the h	func: 000011 igh order bits.
<b>SRAV rd, rs, rt</b> shift right arithmetic, variable Shift contents of rt right by the amount indicated in the b extending the high order bits. Put result into rd.	Opcode: 000000 ottom five bitsof rs (0	func: 000111 4), sign-
SRL rd, rt, sa shift right logical Shift contents of rt right by the amount indicated in sa, result into rd.	Opcode: 000000 zero-filling the high	func: 000010 order bits. Put

	rt shift right logical, variantents of rt right by the amou order bits. Put result into the state of the stat	int indicated in the bo	Opcode: 000000 ottom five bitsof rs(0	func: 000110 )4), zero-filling
<b>SUB rd, rs, r</b> Put rs – rt	<b>t</b> <i>subtract</i> t into rd. Exception if overf	flow.	Opcode: 000000	func: 100010
<b>SUBU rd, rs,</b> Put rs – rt	<b>rt</b> <i>subtract unsigned</i> tinto rd. Never causes excep	tion.	Opcode: 000000	func: 100011
	( <b>rs</b> ) store word end the 16-bit offsetto 32 bi ress. Exception if address is		Opcode: 101011 get an effective add	dress. Store rt into
	system call a System Call exception. F t, 10 = exit.	or ECS 50 the respo	Opcode: 000000 onse is based on the	func: 001100 value in \$v0. 1 =
<b>XOR rd, rs, 1</b> Performs	rt <i>exclusive or</i> s bitwise exclusive xor of r	s and rt, putting resul	Opcode: 000000 It into rd.	func: 100110
into rt.	ends 16-bit immediate to 32 MIPS	Example: Initializing	an Array	
	vs an assembly language progr ual to the index of that element.			
<pre># Written } # Register: # # # # # # # # #</pre>	by: Matt Bishop and ad s used: \$0 to get a 0 (sta \$a0 to choose syst \$t0 index of arr \$t1 offset of curr \$t2 temporary (usu	ndard usage) em service ent element from	base of arr	
arr: init: loop:	.data 0x40 .space 40 .text 0 addu \$t0, \$0, \$0 sll \$t1, \$t0, 2 sw \$t0, arr(\$t1) add \$a0, \$t0, \$0 addi \$v0, \$0, 1 syscall addiu \$t0, \$t0, 1 slti \$t2, \$t0, 10 bne \$t2, \$0, loop nop addiu \$v0, \$0, 10 syscall .end	<pre># initialize ind # go to offset of # store integer # copy from \$t0 # set \$v0 to pr # print the into # add one to cu # see if the ind # nope go bac # for the delay</pre>	ords ress of instruct dex of array of next element into element to \$a0 int_integer code eger in \$a0 rrent array inde dex is 10 yet ck for another slot	ions for syscall xx

## MIPS32 Encoding of the Opcode Field

opcode pits 28..26

		0	1	2	3	4	5	6	7
bits	3129	000	001	010	011	100	101	110	111
0	000	SPECIAL δ	REGIMM δ	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	010	COP0 δ	COP1 δ	COP2 θδ	<i>COP1X</i> <sup>1</sup> δ	BEQL φ	BNEL φ	BLEZL φ	BGTZL φ
3	011	β	β	β	β	SPECIAL2 δ	JALX ε	٤	SPECIAL3 <sup>2</sup> δ⊕
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	β
5	101	SB	SH	SWL	SW	β	β	SWR	CACHE
6	110	LL	LWC1	LWC2 0	PREF	β	LDC1	LDC2 0	β
7	111	SC	SWC1	SWC2 0	*	β	SDC1	SDC2 0	β

# MIPS32 SPECIAL Opcode Encoding of Function Field

fur	nction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	SLL <sup>1</sup>	ΜΟΥϹΙ δ	SRL δ	SRA	SLLV	*	SRLV δ	SRAV
1	001	JR <sup>2</sup>	JALR <sup>2</sup>	MOVZ	MOVN	SYSCALL	BREAK	*	SYNC
2	010	MFHI	MTHI	MFLO	MTLO	β	*	β	β
3	011	MULT	MULTU	DIV	DIVU	β	β	β	β
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	101	*	*	SLT	SLTU	β	β	β	β
6	110	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	111	β	*	β	β	β	*	β	β

# MIPS32 REGIMM Encoding of rt Field

rt bits 18..16

		0	1	2	3	4	5	6	7
bits	2019	000	001	010	011	100	101	110	111
0	00	BLTZ	BGEZ	BLTZL φ	BGEZL φ	*	*	*	З
1	01	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	10	BLTZAL	BGEZAL	BLTZALL φ	BGEZALL φ	*	*	*	*
3	11	*	*	*	*	ε	ε	*	SYNCI ⊕