## MIPS Architecture

## Registers

The MIPS processor has 32 general-purpose registers, plus one for the program counter (called PC ) and two for the results of the multiplicationand division operations, called HI and LO , for the high 32 bits and the low 32 bits of the answer. The following chart summarizes the registers' usage.

| Number <br> $\$ 0$ | Name | Use <br> always holds the value 0 |
| :--- | :--- | :--- |
| $\$ 1$ | $\$ \mathrm{at}$ | reserved by the assembler <br> $\$ 2 \ldots \$ 3$ |
| $\$ \mathrm{v} 0 \ldots \$ \mathrm{v} 1$ | expression evaluation and function results |  |
| $\$ 4 \ldots \$ 7$ | $\$ \mathrm{a} 0 \ldots \$ \mathrm{a} 3$ | *first 4 function parameters |
| $\$ 8 \ldots \$ 15$ | $\$ \mathrm{t} 0 \ldots \$ \mathrm{t} 7$ | *temporaries |
| $\$ 16 \ldots \$ 23$ | $\$ \mathrm{~s} 0 \ldots \$ \mathrm{~s} 7$ | saved values |
| $\$ 24 \ldots \$ 25$ | $\$ \mathrm{tt} 8 \ldots \$ \mathrm{t} 9$ | *temporaries |
| $\$ 26 \ldots \$ 27$ | $\$ \mathrm{k} 0 \ldots \$ \mathrm{k} 1$ | reserved for use by operating system |
| $\$ 28$ | $\$ \mathrm{gp}$ | global pointer |
| $\$ 29$ | $\$ \mathrm{sp}$ | stack pointer |
| $\$ 30$ | $\$ \mathrm{~s} 8$ | saved value |
| $\$ 31$ | $\$ \mathrm{ra}$ | return address |

A * in the use column means the values in those registers are not preserved across procedure calls.

## Opcode Formats

The MIPS processor uses 3 different types of instructions.

| I-Type (Immediate) | Instructions |
| :--- | :--- |
| bits $31 \ldots 26$ | opcode |
| bits $25 \ldots 21$ | source register |
| bits $20 \ldots 16$ | target (destination) register |
| bits $15 \ldots 0$ | immediate operand |

J-Type (Jump) Instructions
bits 31 ... 26 opcode
bits $25 \ldots 0$ target (destination) offset
R-Type (Register) Instructions
bits 31 ... 26 opcode
bits $25 \ldots 21$ source register
bits $20 \ldots 16$ target (source) register
bits $15 \ldots 11$ destination register
bits $10 \ldots 6$ shift amount
bits $5 \ldots 0$ function information

## Assembler Directives

.data [addr] : Indicates beginning of data section. If addr is provided, then the location counter is set to addr.
.text [addr]: Indicates beginning of code section. If addr is provided, then the location counter is set to addr.
.asciiz <string> : Allocates memory for string of chars. Terminated with ' 10 ', and padded with ' 0 ' to word boundary.
.space <number> : Allocates <number> of bytes of memory. <number> is increased to word boundary
.word [value] : Allocates a word. If value is provided, then the word is set to that value.
.end : Indicates end of program. (This is ignored).

Selection from MIPS-32 Instruction Set

|  | Load/Store Instructions | Multiply/Divide Instructions |  |
| :---: | :---: | :---: | :---: |
| LB | Load Byte | MULT | Multiply |
| LBU | Load Byte Unsigned | MULTU | Multiply Unsigned |
| LH | Load Halfword | DIV | Divide |
| LHU | Load Halfword Unsigned | DIVU | Divide Unsigned |
| LW | Load Word | MFHI | Move From HI |
| LWL | Load Word Left | MTHI | Move To HI |
| LWR | Load Word Right | MFLO | Move From LO |
| SB | Store Byte | MTLO | Move to LO |
| SH | Store Halfword |  |  |
| SW | Store Word |  | p \& Branch Instructions |
| SWL | Store Word Left |  | Jump |
| SWR | Store Word Right | JAL | Jump and Link |
|  |  | JR | Jump to Register |
|  | Arithmetic Instructions | JALR | Jump and Link Register |
|  | (ALU Immediate) | BEQ | Branch on Equal |
| ADDI | Add Immediate | BNE | Branch on Not Equal |
| ADDIU | Add Immediate Unsigned |  |  |
| SLTI | Set on Less Than Immediate | BLEZ | Branch on Less than or Equal to Zero |
| SLTIU | Set on Less than Immediate Unsigned | BGTZ | Branch on Greater than Zero |
| ANDI | AND Immediate | BLTZ | Branch on Less than Zero |
| ORI | OR Inmediate | BGEZ | Branch on Zero |
|  | Exclusive OR Immediate | BLTZAL | Branch on Less than Zero and Link |
|  |  | BGEZAL | Branch on Zero and Link |
|  | Arithmetic Instructions |  |  |
|  | (3-operand, Register Type) |  | hift and Special Instructions |
| ADD | Add | SLL | Shift Left Logical |
| ADDU | Add Unsigned | SLLV | Shift Left Logical, Variable |
| SUB | Subtract | SRA | Shift Right Arithmetic |
| SUBU | Subtract Unsigned | SRAV | Shift Right Arithmetic, Variable |
| SLT | Set on Less Than | SRL | Shift Right Logical |
| SLTU | Set on Less Than Unsigned | SRLV | Shift Right Logical, Variable |
| AND | Bitwise And | BREAK | Break |
| OR | Bitwise OR | SYSCALL | System Call |
| XOR | Bitwise exclusive OR |  |  |
| NOR | NOR |  |  |

## Rules on Delays and Interlocks

- There is one delay slot after any branch or jump instruction, i.e., the following instruction is executed even if the branch is taken. That following instruction must not be itself a jump or branch.
- There is one delay slot after a "load" no matter what size is being loaded. That is, the instruction after a "load" must not use the register being loaded.
- Multiplication will place its results in the LO and HI registers after an undefined number of following instructions have executed. There's a hardware interlock to stall further multiplications, divisions, or move from LO or HI to execute until the operation is finished.
- Division is like multiplication but most likely slower.


## MIPS Opcodes and Formats

These are synopses of many of the core MIPS instructions. Not all instruction s are listed; in particular, those involving traps, floats, or memory management are omitted.
ADD rd, rs, rt
add
Opcode: 000000
Func: 100000

Adds rs and rt, puts result into rd. Exception on overflow.

## ADDI rt, rs, immediate add, immediate Opcode: 001000

Sign-extends the 16 -bit immediateto 32 bits, adds it to rs, puts resultinto rt. Exception on overflow.

ADDIU rt, rs, immediate add, unsigned immediate Opcode: 001001
Sign-extends the 16 -bit immediateto 32 bits, adds it to rs, puts resultinto rt. Never causes an overflow.

ADDU rd, rs, rt add, unsigned Opcode: $000000 \quad$ Func: 100001
Adds rs and rt, puts result into rd. Never causes an overflow.
AND rd, rs, rt and Opcode: 000000 Func: 100100
Bitwise and's rs and rt, puts result into rd.
ANDI rt, rs, immediate and, immediate Opcode: 001100
Sign-extends the 16 -bit immediateto 32 bits, bitwise ands it with rs, puts result into rt.
BEQ rs, rt, offset branch equal Opcode: 000100
If rs ==rt, branches to offset[after executing the following instruction]. For most assemblers, offset is a label.

BGEZ rs, offset branch greater-equal-zero Opcode: 000001 rt: 00001
If rs $\geq 0$, branches to offset [after executing the following instruction]. For most assemblers, offset is a label.

BGEZAL rs, offset branch greater-equal-zero, and link Opcode: $000001 \quad$ rt: 10001
If rs $\geq 0$, branches to offset [after executing the following instruction].For most assemblers, offset is a label. Always places address of following instruction into r31. Note that rs may not itself be r31. (This is a subroutine call instruction)

BGTZ rs, offset branch greater-than-zero Opcode: 000111
If rs >0, branches to offset [after executing the following instruction]. For most assemblers, offset is a label.

## BLEZ rs, offset branch less-equal-zero

Opcode: 000110
If rs $\leq 0$, branches to offset [after executing the following instruction]. For most assemblers, offset is a label.

BLTZ rs, offset branch less-than-zero Opcode: 000001 rt: 00000
If rs < 0, branches to offset [after executing the following instruction]. For most assemblers, offset is a label.

BLTZAL, rs offset branch less-than-zero, and link Opcode: $00001 \quad$ rt: 10000
If rs < 0, branches to offset [after executing the following instruction].
For most assemblers, offsetis a label. Always places address of following instruction into r31. Note that rs may not itself be r31. (This is a subroutine call function.)

## BNE rs, rt, label branch not-equal

Opcode: 000101
If rs $\neq \mathrm{rt}$ branches to offset [after executing the following instruction].
For most assemblers, offset is a label.

## BREAK break

Opcode: 000000 func: 001101
Causes a Breakpoint exception that transfers control to the exception handler.
DIV rs, rt divide
Opcode: 000000 func: 011010
Divides rs by rt, treating both as (signed) 2's complement numbers. Quotient goes into special register LO and remainder into special register HI . Get them via the MFHI and MFLO instructions. No overflow exception occurs, and the result is undefined if rt contains 0 .
Note that divides take an undefined amount of time; other instructions will execute in parallel. MFHI and MFLO will interlock until the division is complete.

DIVU rs, rt divide, unsigned Opcode: 000000 func: 011011
Divides rs by rt, treating both as unsigned numbers. Quotient goes into special register LO and remainder into special register HI . Get them via the MFHI and MFLO instructions. No overflow exception occurs, and the result is undefined if $r t$ contains 0 .
Note that divides take an undefined amount of time; other instructions will execute in parallel. MFHI and MFLO will interlock until the division is complete. This instruction never causes an exception.

J label jump
Opcode: 000010
Jump to label [after executing the following instruction].
JAL label jump and link
Opcode: 000011
Jump to label[after executing the following instruction]. Places the address of the following instruction into $\mathbf{r 3 1}$. (This is a subroutine-call instruction.)

JALR rd, rs jump and link, register Opcode: 000000 func: 001001 Jump to address contained in rs [after executing the following instruction]. Places address of following instruction into rd. Note that rs and rd may not be the same register. If rd is omitted in the assembly language, it is register 31. (This is a subroutine-call instruction.)

JR rs jump, register
Opcode: 000000 func: 001000
Jump to address contained in rs [after executing the following instruction].
LA rt, addr load address into register
Pseudo instruction
This is a a pseudo instruction that is translated into:
lui $\$ r t, \operatorname{addr}(16 . .31)$ followed by ori $\$ r t, \$ r t, \operatorname{addr}(0 . .15)$
LB rt, offset(rs) load byte
Opcode: 100000
Sign-extend the 16 -bit offsetto 32 bits, and add it to rsto get an effective address. Load the byte from this address into rt and sign-extend it to fill the entire register.

Opcode: 100100
Sign-extend the 16 -bit offset to 32 bits, and add it to rs to get an effective address. Load the byte from this address into rt and zero-extend it to fill the entire register.

LH rt, offset(rs) load halfword
Opcode: 100001
Sign-extend the 16 -bit offsetto 32 bits, and add it to rs to get an effective address. Load the halfword ( 16 bits) from this address into rt and sign-extend it to fill the entire register. Exception if odd address.

LHU rt, offset(rs) load halfword, unsigned
Opcode: 100101
Sign-extend the 16 -bit offsetto 32 bits, and add it to rs to get an effective address. Load the halfword ( 16 bits) from this address into rt and zero-extend it to fill the entire register.
Exception if odd address.
LI rt, immediate load a 32-bit immediate into a register Pseudo instruction
This is a a pseudo instruction that is translated into:
lui $\$ \mathrm{rt}$, immediate(16..31) followed by ori $\$ \mathrm{rt}$, $\$ \mathrm{rt}$, immediate( $0 . .15$ )
LUI rt, immediate load upper immediate
Opcode: 001111
Put 16-bit immediate in the top half of rt and fill the bottom half withzeros.
LW rt, offset(rs) load word Opcode: 100011
Sign-extend the 16 -bit offsetto 32 bits, and add it to rs to get an effective address. Load the word ( 32 bits) from this address into rt. Exception if address is not word-aligned.

MFHI rd move from $\mathrm{HI} \quad$ Opcode: 000000 func: 010000
Move contents of special register HI into rd. Neither of the two instructions following this may modify the HI register! Note that multiplicationand division put results into HI. MFHI stalls until that operation is complete.

MFLO rd move from $L O$
Opcode: 000000 func: 010010
Move contents of special register LO into rd. Neither of the two instructions following this may modify the LO register! Note that multiplication and division put results into LO. MFLO stalls until that operation is complete.

MTHI rs move to HI
Opcode: $000000 \quad$ func: 010001
Move contents of rsinto special register HI. May cause contents of LO to become undefined; no need to get specific here; just be sure to do MTLO too.

MTLO rs move to LO Opcode: 000000 func: 010011
Move contents of rsinto special register LO. May cause contents of HI to become undefined; no need to get specific here; just be sure to do MTHI too.

MULT rs, rt multiply
Opcode: 000000 func: 011000
Multiplies rs by rt, treating both as (signed) 2's complement numbers. Low word of result goes into special register LO and high word into special register HI. Get them via the MFHI and MFLO instructions. No over-flow exception occurs.
Note that multiplies take an undefined amount of time; other instructions will execute in parallel. MFHI and MFLO will interlock until the multiplication is complete.
MULTU rs, rt multiply, unsigned $\quad$ Opcode: 000000 func: 011001
Multiplies rs by rt, treating both as unsigned numbers. Low word of result goes into special register LO and high word into special register HI. Get them via the MFHI and MFLO instructions. No overflow exception occurs. Note that multiplies take an undefined amount of time; other instructions will execute in parallel. MFHI and MFLO will interlock until the multiplication is complete. This instruction never causes an exception.

Do nothing for one cycle; good for filling a delay slot. Assemblers often use sll $\$ 0, \$ 0,0$.

## NOR rd, rs, rt

nor
Opcode: 000000 func: 100111
Performs bitwise logical nor of rs and rt, putting result into rd.
OR rd, rs, rt or
Opcode: 000000
func: 100101
Performs bitwise logical or of rs and rt, putting result into rd.
ORI rt, rs, immediate or, immediate Opcode: 001101
Zero-extends 16 -bit immediate to 32 bits, and bitwise ors it with rt, putting result into rd.
$\mathbf{S B} \mathbf{r t}$, offset(rs) store byte Opcode: 101000
Sign-extend the 16 -bit offset to 32 bits, and add it to rs to get an effective address. Store least significant byte from rt into this address.

SH rt, offset(rs) store halfword Opcode: 101001
Sign-extend the 16 -bit offsetto 32 bits, and add it to rs to get an effective address. Store least significant byte from rtinto this address. Exception if odd address.

SLL rd, rt, sa shift left logical $\quad$ Opcode: 000000 func: 000000
Shift contents of rt left by the amount indicated in sa, insertion zeroes into the emptied low order bits. Put the result into rd.

SLLV rd, rs, rt shift left logical, variable Opcode: 000000 func: 0001000 Shift contents of rt left by the amount indicated in the bottom five bitsof rs ( $0 . .4$ ), inserting zeros into the low order bits. Put result into rd.

SLT rd, rs, rt set on less-than
Opcode: 000000
func: 101010
If rs $<\mathrm{rt}$ with a signed comparison, put 1 into rd. Otherwise put 0 into rd.
SLTI rt, rs, immediate set on less-than, immediate Opcode: 001010
Sign-extend the 16 -bit immediate to a 32 -bit value. If rs is less than this value with a signed comparison, put 1 into rt. Otherwise put 0 into rt.

SLTIU rt, rs immediate set on less-than, immediate unsigned Opcode: 001011
Sign-extend the 16-bit immediateto a 32 -bit value. If rs is less than this value with an unsigned comparison, put 1 into rt. Otherwise put 0 into rt.

SLTU rd, rs, rt set on less-than, unsigned Opcode: 000000 func: 101011
If rt < rs with an unsigned comparison, put 1 into rd. Otherwise put 0 into rd.
SRA rd, rt, sa shift right arithmetic Opcode: 000000 func: 000011
Shift contents of rt right by the amount indicated by sa, sign-extending the high order bits. Put result into rd.

SRAV rd, rs, rt shift right arithmetic, variable $\quad$ Opcode: 000000 func: 000111
Shift contents of rt right by the amount indicated in the bottom five bitsof rs ( $0 . .4$ ), signextending the high order bits. Put result into rd.

SRL rd, rt, sa shift right logical Opcode: 000000 func: 000010 Shift contents of rt right by the amount indicated in sa, zero-filling the high order bits. Put result into rd.
SRLV rd, rs, rt shift right logical, variable Opcode: 000000 func: 000110

Shift contents of rt right by the amount indicated in the bottom five bitsof rs( $0 . .4$ ), zero-filling the high order bits. Put result into rd.

SUB rd, rs, rt subtract Opcode: 000000 func: 100010
Put rs - rt into rd. Exception if overflow.
SUBU rd, rs, rt subtract unsigned
Opcode: 000000 func: 100011
Put rs - rt into rd. Never causes exception.
SW rt, offset(rs) store word Opcode: 101011
Sign-extend the 16 -bit offsetto 32 bits, and add it to rs to get an effective address. Store rt into this address. Exception if address is not word-aligned.

SYSCALL system call Opcode: 000000 func: 001100
Causes a System Call exception. For ECS 50 the response is based on the value in $\$ \mathrm{v} 0.1=$ print_int, $10=$ exit.

XOR rd, rs, rt exclusive or Opcode: 000000 func: 100110
Performs bitwise exclusive xor of rs and rt, putting result into rd.
XORI rt, rs, immediate xor immediate Opcode: 001110
Zero-extends 16 -bit immediate to 32 bits, and bitwise exclusive xors it with rs, putting result into rt.

## MIPS Example: Initializing an Array

This shows an assembly language program which initializes the integer array arr such that each of its ten elements is equal to the index of that element. It also prints the value after it is inserted in the array.

```
# Written by: Matt Bishop and adapted by Sean Davis
# Registers used:
# $0 -- to get a 0 (standard usage)
# $a0 -- to choose system service
# $t0 -- index of arr
# $t1 -- offset of current element from base of arr
# $t2 -- temporary (usually holds result of comparison)
#
\begin{tabular}{|c|c|c|}
\hline arr: & . data \(0 \times 40\)
. space 40 & \# set start address of data section \# allocate 10 words \\
\hline & .text 0 & \# set start address of instructions \\
\hline init: & addu \$t0, \$0, \$0 & \# initialize index of array \\
\hline loop: & sll \$t1, \$t0, 2 & \# go to offset of next element \\
\hline & sw \$t0, arr (\$t1) & \# store integer into element \\
\hline & add \$a0, \$t0, \$0 & \# copy from \$t0 to \$a0 \\
\hline & addi \$v0, \$0, 1 & \# set \$v0 to print_integer code for syscall \\
\hline & syscall & \# print the integer in \$a0 \\
\hline & addiu \$t0, \$t0, 1 & \# add one to current array index \\
\hline & slti \$t2, \$t0, 10 & \# see if the index is 10 yet \\
\hline & bne \$t2, \$0, loop & \# nope -- go back for another \\
\hline & nop & \# for the delay slot \\
\hline & addiu \$v0, \$0, 10 & \# set \$v0 to exit code for syscall \\
\hline & syscall & \# exit \\
\hline & .end & \\
\hline
\end{tabular}
```

MIPS32 Encoding of the Opcode Field

| opcode pits 28.. 26 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bits $31 . .29$ |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|  |  | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| 0 | 000 | SPECIAL $\delta$ | REGIMM $\delta$ | $J$ | JAL | BEQ | BNE | BLEZ | BGTZ |
| 1 | 001 | ADDI | ADDIU | SLTI | SLTIU | ANDI | ORI | XORI | LUI |
| 2 | 010 | COPO $\delta$ | COP1 $\delta$ | COP2 日 | $\operatorname{COP} 1 X^{1} \delta$ | BEQL $\varphi$ | BNEL $\varphi$ | BLEZL $\varphi$ | BGTZL $\varphi$ |
| 3 | 011 | $\beta$ | $\beta$ | $\beta$ | $\beta$ | SPECIAL2 $\delta$ | JALX $\varepsilon$ | $\varepsilon$ | $S P E C I A L 3^{2} \delta \oplus$ |
| 4 | 100 | LB | LH | LWL | LW | LBU | LHU | LWR | $\beta$ |
| 5 | 101 | SB | SH | SWL | SW | $\beta$ | $\beta$ | SWR | CACHE |
| 6 | 110 | LL | LWC1 | LWC2 $\theta$ | PREF | $\beta$ | LDC1 | LDC2 $\theta$ | $\beta$ |
| 7 | 111 | SC | SWC1 | SWC2 $\theta$ | * | $\beta$ | SDC1 | SDC2 $\theta$ | $\beta$ |

MIPS32 SPECIAL Opcode Encoding of Function Field

|  | tion | bits $2 . .0$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bits $5 . .3$ |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|  |  | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| 0 | 000 | SLL ${ }^{1}$ | MOVCI $\delta$ | SRL $\delta$ | SRA | SLLV | * | SRLV $\delta$ | SRAV |
| 1 | 001 | $\mathrm{JR}^{2}$ | $J A L R{ }^{2}$ | MOVZ | MOVN | SYSCALL | BREAK | * | SYNC |
| 2 | 010 | MFHI | MTHI | MFLO | MTLO | $\beta$ | * | $\beta$ | $\beta$ |
| 3 | 011 | MULT | MULTU | DIV | DIVU | $\beta$ | $\beta$ | $\beta$ | $\beta$ |
| 4 | 100 | ADD | ADDU | SUB | SUBU | AND | OR | XOR | NOR |
| 5 | 101 | * | * | SLT | SLTU | $\beta$ | $\beta$ | $\beta$ | $\beta$ |
| 6 | 110 | TGE | TGEU | TLT | TLTU | TEQ | * | TNE | * |
| 7 | 111 | $\beta$ | * | $\beta$ | $\beta$ | $\beta$ | * | $\beta$ | $\beta$ |

## MIPS32 REGIMM Encoding of $r t$ Field

| rt bits 18.. 16 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bits $20 . .19$ |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|  |  | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| 0 | 00 | BLTZ | BGEZ | BLTZL $\varphi$ | BGEZL $\varphi$ | * | * | * | $\varepsilon$ |
| 1 | 01 | TGEI | TGEIU | TLTI | TLTIU | TEQI | * | TNEI | * |
| 2 | 10 | BLTZAL | BGEZAL | BLTZALL $\varphi$ | BGEZALL $\varphi$ | * | * | * | * |
| 3 | 11 | * | * | * | * | $\varepsilon$ | $\varepsilon$ | * | SYNCI $\oplus$ |

